Foundation IP / embedded memories / ram IP Core

Browse Foundation

Arithmetic & Mathematic (44)

Embedded Memories (999)

I/O Library (1020)

Standard cell (727)

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for IP Core products
Contact information for IP Core suppliers

Please log in here to your account.

New user ? Signup here.

151

0.118

UMC 28nm HPC process Dual Port SRAM with Power gating

UMC 28nm HPC process Dual Port SRAM with Power gating...

152

0.118

UMC 28nm HPC Process dual port SRAM with power gating

UMC 28nm HPC Process dual port SRAM with power gating...

153

0.118

UMC 28nm HPC process Dual Port SRAM with row reapir

UMC 28nm HPC process Dual Port SRAM with row reapir...

154

0.118

UMC 28nm HPC process Dual Port SRAM with row repair & LVT

UMC 28nm HPC process Dual Port SRAM with row repair & LVT...

155

0.118

UMC 28nm HPC process PG Dual Port SRAM with LVT

UMC 28nm HPC process PG Dual Port SRAM with LVT...

156

0.118

UMC 28nm HPC process PG-Dual Port SRAM with LVT

UMC 28nm HPC process PG-Dual Port SRAM with LVT...

157

0.118

UMC 28nm HPC process standard synchronous high density dual port SRAM memory compiler.

UMC 28nm HPC process standard synchronous high density dual port SRAM memory compiler....

158

0.118

UMC 28nm HPC process standard synchronous high density single port low power SRAM memory compiler with row redundancy

UMC 28nm HPC process standard synchronous high density single port low power SRAM memory compiler with row redundancy...

159

0.118

UMC 28nm HPC process standard synchronous HVT periphery high density single port low power SRAM memory compiler with row redundancy

UMC 28nm HPC process standard synchronous HVT periphery high density single port low power SRAM memory compiler with row redundancy...

160

0.118

UMC 28nm HPC process standard synchronous LVT periphery high density single port low power SRAM memory compiler with row redundancy

UMC 28nm HPC process standard synchronous LVT periphery high density single port low power SRAM memory compiler with row redundancy...

161

0.118

UMC 28nm HPC process synchronous HVT periphery high density single port SRAM memory compiler.

UMC 28nm HPC process synchronous HVT periphery high density single port SRAM memory compiler....

162

0.118

UMC 28nm HPC process synchronous LVT periphery high density single port SRAM memory compiler.

UMC 28nm HPC process synchronous LVT periphery high density single port SRAM memory compiler....

163

0.118

UMC 28nm HPC Process Ultra High Speed Single-Port SRAM memory compiler

UMC 28nm HPC Process Ultra High Speed Single-Port SRAM memory compiler...

164

0.118

UMC 28nm HPC Process Ultra High Speed Single-Port SRAM Memory Compiler

UMC 28nm HPC Process Ultra High Speed Single-Port SRAM Memory Compiler...

165

0.118

UMC 28nm HPM process standard synchronous high density single port SRAM memory compiler

UMC 28nm HPM process standard synchronous high density single port SRAM memory compiler...

166

0.118

UMC 28nm HPM process synchronous LVT preiphery high density single port SRAM memory compiler with Row and 2 Column Repair

UMC 28nm HPM process synchronous LVT preiphery high density single port SRAM memory compiler with Row and 2 Column Repair...

167

0.118

UMC 28nm Logic process standard synchronous LVT periphery high density single port SRAM memory compiler.

UMC 28nm Logic process standard synchronous LVT periphery high density single port SRAM memory compiler....

168

0.118

UMC 28nm Logic process standard synchronous LVT periphery high density single port SRAM memory compiler.

UMC 28nm Logic process standard synchronous LVT periphery high density single port SRAM memory compiler....

169

0.118

UMC 28nm Logic process standard synchronous RVT periphery high density single port SRAM memory compiler with row redundancy.

UMC 28nm Logic process standard synchronous RVT periphery high density single port SRAM memory compiler with row redundancy....

170

0.118

UMC 28nm Logic process standard synchronous RVT periphery high density single port SRAM memory compiler.

UMC 28nm Logic process standard synchronous RVT periphery high density single port SRAM memory compiler....

171

0.118

UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail

UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail...

172

0.118

UMC 40nm Low Power Process PG SP-SRAM with Row redundancy for 213 bit cell

UMC 40nm Low Power Process PG SP-SRAM with Row redundancy for 213 bit cell...

173

0.118

UMC 40nm Low Power Process Single-Port SRAM 213cell with power gating

UMC 40nm Low Power Process Single-Port SRAM 213cell with power gating...

174

0.118

UMC 40nm Low Power Process Single-Port SRAM for dual power rail

UMC 40nm Low Power Process Single-Port SRAM for dual power rail...

175

0.118

UMC 40nm Low Power Process SP-SRAM memory compiler with row redundancy and 213 bit cell

UMC 40nm Low Power Process SP-SRAM memory compiler with row redundancy and 213 bit cell...

176

0.118

UMC 40nm Low Power Process SP-SRAM with 213 bit cell

UMC 40nm Low Power Process SP-SRAM with 213 bit cell...

177

0.118

UMC 40nm Low Power Process Ultra High Speed One Port Register File memory compiler with dual rail

UMC 40nm Low Power Process Ultra High Speed One Port Register File memory compiler with dual rail...

178

0.118

UMC 40NM Low-K Low Power synchronous Feature Dual Port SRAM memory compiler

UMC 40NM Low-K Low Power synchronous Feature Dual Port SRAM memory compiler...

179

0.118

UMC 40NM Low-K Low Power synchronous Feature Dual Port SRAM memory compiler

UMC 40NM Low-K Low Power synchronous Feature Dual Port SRAM memory compiler...

180

0.118

UMC 40nm Low-K Low Power synchronous Feature Dual Port SRAM memory compiler

UMC 40nm Low-K Low Power synchronous Feature Dual Port SRAM memory compiler...

181

0.118

UMC 40nm LP Dual Port SRAM compiler with Sleep/Retention mode

UMC 40nm LP Dual Port SRAM compiler with Sleep/Retention mode...

182

0.118

UMC 40nm LP Logic Process Dual-Port SRAM Memory Compiler with LVT peripheral

UMC 40nm LP Logic Process Dual-Port SRAM Memory Compiler with LVT peripheral...

183

0.118

UMC 40nm LP Logic Process Dual-Port SRAM memory compiler with redundancy

UMC 40nm LP Logic Process Dual-Port SRAM memory compiler with redundancy...

184

0.118

UMC 40nm LP Logic Process Dual-Port SRAM memory compiler with redundancy and LVT peripheral

UMC 40nm LP Logic Process Dual-Port SRAM memory compiler with redundancy and LVT peripheral...

185

0.118

UMC 40nm LP Logic Process Single Port SRAM memory compiler using 213 bit -cell with peri-HVT

UMC 40nm LP Logic Process Single Port SRAM memory compiler using 213 bit -cell with peri-HVT...

186

0.118

UMC 40nm LP Logic Process Single Port SRAM Memory Compiler using 213 bit-cell with Peri-LVT

UMC 40nm LP Logic Process Single Port SRAM Memory Compiler using 213 bit-cell with Peri-LVT...

187

0.118

UMC 40nm LP Logic Process standard synchronous high density dual port SRAM memory compiler with LVT

UMC 40nm LP Logic Process standard synchronous high density dual port SRAM memory compiler with LVT...

188

0.118

UMC 40nm LP Logic Process standard synchronous high density dual port SRAM memory compiler with ROW redundancy with LVt peripheral

UMC 40nm LP Logic Process standard synchronous high density dual port SRAM memory compiler with ROW redundancy with LVt peripheral...

189

0.118

UMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler

UMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler...

190

0.118

UMC 40nm LP Logic Process ULL Single Port SRAM Memory Compiler using 213 bit-cell with peri-HVT

UMC 40nm LP Logic Process ULL Single Port SRAM Memory Compiler using 213 bit-cell with peri-HVT...

191

0.118

UMC 40nm LP Logic Process ULL Single Port SRAM Memory Compiler using 213 bit-cell with peri-LVT

UMC 40nm LP Logic Process ULL Single Port SRAM Memory Compiler using 213 bit-cell with peri-LVT...

192

0.118

UMC 40nm LP LowK Logic Process ULL Dual-Port SRAM Memory Compiler with Peri-LVT

UMC 40nm LP LowK Logic Process ULL Dual-Port SRAM Memory Compiler with Peri-LVT...

193

0.118

UMC 40nm LP process standard synchronous high density TCAM memory compiler.

UMC 40nm LP process standard synchronous high density TCAM memory compiler....

194

0.118

UMC 40nm LP process synchronous high density (0.213LPHVT cell) single port SRAM compiler with row redundancy.

UMC 40nm LP process synchronous high density (0.213LPHVT cell) single port SRAM compiler with row redundancy....

195

0.118

UMC 40nm LP with power gating & peri-HVT 1PRF

UMC 40nm LP with power gating & peri-HVT 1PRF...

196

0.118

UMC 40nm uLP process ULL One Port Register File memory compiler

UMC 40nm uLP process ULL One Port Register File memory compiler...

197

0.118

UMC 40nm uLP process ULL Single-Port SRAM

UMC 40nm uLP process ULL Single-Port SRAM...

198

0.118

UMC 55nm eFlash eFlash Dual-Port SRAM Memory Compiler

UMC 55nm eFlash eFlash Dual-Port SRAM Memory Compiler...

199

0.118

UMC 55nm EFLASH Process Dual-Port SRAM Memory Compiler

UMC 55nm EFLASH Process Dual-Port SRAM Memory Compiler...

200

0.118

UMC 55nm eFlash Process Dual-Port SRAM with Row redundancy

UMC 55nm eFlash Process Dual-Port SRAM with Row redundancy...